

## University of Mumbai

Program: **Electronics and Telecommunication Engineering**


Curriculum Scheme: Rev2019




Examination: **TE Semester V**

Course Code: **ECC503** and Course Name: **Digital VLSI**

Time: 2 hours 30 minutes

Max. Marks: 80

<b>Q1.</b>	<b>Choose the correct option for following questions. All the Questions are compulsory and carry equal marks</b>
1.	In Constant Voltage model, the scaling factors $\beta$ and $\alpha$ are related as:
Option A:	$\beta = \alpha$
Option B:	$\alpha = 2\beta$
Option C:	$\beta = 1$
Option D:	$\beta = \alpha = 1$
2.	In Constant voltage model the gate capacitance is scaled by a factor of:
Option A:	$1/\beta^2$
Option B:	$1/\alpha^2$
Option C:	$\beta/\alpha^2$
Option D:	$\alpha/\beta^2$
3.	As the number of inputs increases, the NAND gate delay
Option A:	increases
Option B:	decreases
Option C:	does not vary
Option D:	exponentially decreases
4.	CMOS domino logic can be expressed diagrammatically as
Option A:	

Option B:													
Option C:													
Option D:													
5.	The truth table which accurately explains the operation of CMOS NOT gate is:												
Option A:	<table border="1" data-bbox="357 1854 1426 1973"> <thead> <tr> <th>Input</th> <th>pMOS</th> <th>nMOS</th> <th>Output</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>OFF</td> <td>ON</td> <td>1</td> </tr> <tr> <td>1</td> <td>OFF</td> <td>ON</td> <td>0</td> </tr> </tbody> </table>	Input	pMOS	nMOS	Output	0	OFF	ON	1	1	OFF	ON	0
Input	pMOS	nMOS	Output										
0	OFF	ON	1										
1	OFF	ON	0										

Option B:	<table border="1"> <thead> <tr> <th>Input</th> <th>pMOS</th> <th>nMOS</th> <th>Output</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>ON</td> <td>OFF</td> <td>1</td> </tr> <tr> <td>1</td> <td>ON</td> <td>OFF</td> <td>0</td> </tr> </tbody> </table>	Input	pMOS	nMOS	Output	0	ON	OFF	1	1	ON	OFF	0
Input	pMOS	nMOS	Output										
0	ON	OFF	1										
1	ON	OFF	0										
Option C:	<table border="1"> <thead> <tr> <th>Input</th> <th>pMOS</th> <th>nMOS</th> <th>Output</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>ON</td> <td>ON</td> <td>1</td> </tr> <tr> <td>1</td> <td>OFF</td> <td>OFF</td> <td>0</td> </tr> </tbody> </table>	Input	pMOS	nMOS	Output	0	ON	ON	1	1	OFF	OFF	0
Input	pMOS	nMOS	Output										
0	ON	ON	1										
1	OFF	OFF	0										
Option D:	<table border="1"> <thead> <tr> <th>Input</th> <th>pMOS</th> <th>nMOS</th> <th>Output</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>ON</td> <td>OFF</td> <td>1</td> </tr> <tr> <td>1</td> <td>OFF</td> <td>ON</td> <td>0</td> </tr> </tbody> </table>	Input	pMOS	nMOS	Output	0	ON	OFF	1	1	OFF	ON	0
Input	pMOS	nMOS	Output										
0	ON	OFF	1										
1	OFF	ON	0										
6.	When both the AND & OR are programmable, such PLDs are known as?												
Option A:	PAL												
Option B:	PPL												
Option C:	PLA												
Option D:	APL												
7.	In Pseudo-NMOS logic, N transistor operates in												
Option A:	cut off region												
Option B:	saturation region												
Option C:	resistive region												
Option D:	non saturation region												
8.	Which type of storage element of SRAM is very fast in accessing data but consumes lots of power?												
Option A:	TTL												
Option B:	CMOS												
Option C:	NAND												
Option D:	NOR												
9.	How many NOT gates are required to implement the Boolean expression: $X = AB'C + A'BC$ ?												
Option A:	2												
Option B:	3												
Option C:	4												
Option D:	5												
10.	What are carry generate combinations?												
Option A:	If all the input are same then a carry is generated												
Option B:	If all of the output are independent of the inputs												
Option C:	If all of the input are dependent on the output												
Option D:	If all of the output are dependent on the input												

<b>Q2</b>	<b>Solve any Two out of Three</b>	<b>10 marks each</b>
A	<i>Please delete the instruction shown in front of every sub question</i>	
B	<i>Explain NMOS FABRICATION in detail with all suitable diagrams.</i>	
	<i>Draw and explain operation of SRAM read and write circuitry in detail.</i>	

C	<i>What are the various regions of operation of MOSFET? Explain in detail.</i>
---	--

<b>Q3</b>	<b>Solve any Two Questions out of Three</b> <span style="float: right;"><b>10 marks each</b></span>
A	<i>Compare RTL (Register Transfer Level) design and Sequential logic design.</i>
B	<i>Explain CMOS fabrication in detail with all suitable diagrams.</i>
C	<i>Explain in detail different modes of operation of MOSFET under external bias conditions.</i>

<b>Q4.</b>	
A	<b>Solve any Two</b> <span style="float: right;"><b>5 marks each</b></span>
i.	<i>Implement the equation <math>X = ((A + B) (C + D + E) + F) G</math> using complementary CMOS. Size the devices so that the output resistance is the same as that of an inverter with an NMOS <math>W/L = 2</math> and PMOS <math>W/L = 6</math>. Which input pattern(s) would give the worst and best equivalent pull-up or pull-down resistance?</i>
ii.	<i>Compute the following for the pseudo-NMOS inverter shown in Figure:</i> a. $V_{OL}$ and $V_{OH}$ b. $NML$ and $NMH$ c. For an output load of 1 pF, calculate $t_{p_{LH}}$ , $t_{p_{HL}}$ , and $t_p$ are the rising and falling delays equal? Why or why not?
iii.	<i>Suppose we want to implement two logic functions given by <math>F=A+B+C</math> and <math>G=A+B+C+D</math>. Assume both true and complementary signals are available.</i> a) <i>Implement these functions in dynamic CMOS as cascaded <math>\frac{1}{2}</math> stages so as to minimize the total transistor count.</i> b) <i>Discuss any conditions under which this implementation would fail to operate properly.</i> c) <i>Design an np-CMOS implementation of the same logic functions. Does this design display any of the difficulties of part b)?</i>
B	<b>Solve any One</b> <span style="float: right;"><b>10 mark each</b></span>
i.	<i>Explain stick diagram rules with color coding and draw a stick diagram for CMOS inverter.</i>
ii.	<i>Discuss about Lambda design rules in detail.</i>