Name of Faculty: Sandeep Dubey

Title of the paper: 1)A Parallel Pipelined Adder Suitable for FPGA Implementation - 2018 International Conference on Smart Cities and Emerging

Technologies (ICSCET 2018), Mumbai 2)Addition Algorithms for VLSI - A review - IOSR Journal of VLSI and Signal Processing (IOSR-JVSP)